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Abstract implementation of a distributed DRC a1gorithrn, which
allows the exemplification of the distributed architecture.
This paper describes the design and implementation of a
distributed object-oriented Design Rule Checker (DRC). 2.Specifying design rules
The majn focus is on the methodology employed to
implement this distributed application. Code reusability is 2.1.Design rule checking
achieved using an 00 approach, making objects available
for other tools, such as circuit extractor. The paper also Design rules usually specify minimum track width, track
addresses the application of design pattems, which produce separation, and the extension of one polygon to another,
loosely coupled elements, facilitating the jntegration of targeting the formation of an active element. Design rule
system modules. verification is based on boolean operations (AND, OR,
XOR) performed on layers containing a set of geometric
forrns which usually are rectangles. This is illustrated by
1. Introduction figure I. Specifica1ly, most design rule verification imply in
generating a pseudo layer resulting from intersection or
VLSI algorithms are complex, dynamic, specialized, union of rectangles existing in pair of operand layers.
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Sca1able tools can be created by applymg tec lques o ang
distributed objects. However, powerful workstations, Figure 1- Design Rules Specification
capable of carrying out the processing of more complex
tasks, are scarce. In the days of desktop computing, the The operation of design rule checking usua1ly consists
commonplace is the availability of a group machines with of the verification of forty to seventy different design rules,
limited resources. If these resources were put together to where each design rule has to be applied to hundreds of
perform a complex task, the performance could be similar, thousands or even millions of polygons. Each design rule
or even better, to the performance of a powerful and can be broken into a set of elementary tasks and each task
expensive workstation. can have a different set of dependencies to be solved. Each
Usually, a difficult task can be broken down into task can be considered independent from others at the leveI
simpler tasks, and each task can be assigned to a machine. of design rules. However, in order to have an efficient
Additionally, independent tasks can be carried out at the solution, it is necessary to analyze other aspects of the
same time, decreasing the total processing time. problem, such as differences of complexity among tasks.
This paper proposes an architecture to face the sca1ing These could lead to an unba1ance of the para1lelization, and
cha1lenge of VLSI algorithrns. A distributable structure is a1so to operation trashing, that is, performing the same
capable of scaling to dimensions of larger circuits by operation many times.
partitioning arnong a cluster of computers. This structure The DRC problem is characterized by the transfer of a
can support severa1 VLSI a1gorithms and is programrnable sub-set of the data structure (the layers involved in a
using a XML [5] script. This paper presents the particular design rule) to each processor, prior to the start of
the verification of a design rule. Usually, DRC is performed isolation layer between the interface and several
hierarchically and incrementally, that is, DRC is not applied interchangeable modules is necessary. The isolation layer is
to the entire layout, but to a cell or a group of cells. partitioned into two main parts, one for control and another
AdditionaIly, cells that were previously checked and that for data. The control part transfers commands between the
were not affected by any modification do not need to be interface and each module. The data connection provides a
checked again. On the other hand, a DRC operation on the correspondence between the internal structure of the module
flattened circuit may require the transfer of hundreds of and the visual presentation of the data.
thousands of polygons (the data structure) prior to the start cortrol ~ssa~ control ~ssages
of a particular rule check. Fortunately, DRC operations on ~ ,~0..o ~~'i~~ Control ~
the flattened circuit are rare. Moreover, even this situation t ~~~-a~l~o~ ~
can be broken into distinct tasks. alleralion ~ssages in lhe rTX)(je1
~ [;] layer Figure 4- MVC architecture
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tmi 3.1. Using design patterns
~uI AND ayer
~ ~ The most internal module of the system comprises of
~ ~ the physical layout model together with the algorithms to
OR NOT kj validate it. Design patterns [7] aIlow assembling these parts
Cover Rule in a more flexible architecture. Data structures and
Figure 2 -mask operation flow algorithms can be interchanged to the best fit without affect
each other. Moreover design patterns enhance encapsulation
2.2. Describing design rules using XML providing a cleaner interface to external modules and aIlow
its transport and the distribution on several computers.
Validation of design rules requires the description of The internal module encapsulation is provided by the
design constraints in appropriated language. Description of foIlowing design patterns: composite [7], iterator [7] and
design rules in XML has the advantage of being portable, visitor [7]. The main advantage of these patterns is to make
since there are many parsers available in a number of available the contents in an encapsulated manner, hiding its
prograrnming languages. XML can also embed instructions details. Moreover, it makes the structure flexible and
to guide algorithm execution. The foIlowing XML fragrnent adaptable allowing the inclusion of new algorithms. Thus,
shows how encoded design rules are converted to objects the model becomes more orthogonal, being viewed by
representing the verification algorithms. several system operations in the sarne manner.
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Figure 3- XML rules bound to object operations
The composite pattern was used in the implementation
3. Architecture overview of the physical layout structure. This pattern models a
component as a leaf or as a composite. The leaf is the
The DRC tool was developed to be integrated into a simplest component and the composite aggregates one or
framework for the design of integrated circuits and it more components. A component is any element described in
encompasses a modular structure based upon the MVC CIF [8]. CeIls and layers are composites, while boxes are
(Model-View-ControIler) paradigm [6], iIlustrated by figure leaves. The use of the composite pattern permitted the use
4. This paradigm is largely used in software systems because of a uniform structure, where each element is treated
it yields a loosely coupled architecture. homogeneously, although having different meanings.
Integrating specialized modules, developed by several The algorithm performance depends on the structure
people, demands a flexible system, capable of easy used to model the data. The composite pattern hides the
adaptation to several specifications. Thus, a software particular structure from the algorithm. A class TLayer
exposes an interface supporting the manipulation of concurrently and the dependencies among them. That
rectangles in a layout mask. Nevertheless, this class information can be specified in the design rules file, so that
delegates the representation and the manipulation of its interpretation determines parallel sequences of tasks.
rectangles to an intemal structure. This structure can be Each design rule can be represented by a set of simple
implemented by severaI representations without affecting the operations. The DRC tool analyses the rules and creates a
algorithm. Structures like span [9,10], quadtree [11], comer set of tasks to be executed. Some of these tasks are
stitching [12], etc can be experimented to the best fit. independent from each other, while others depend on the
~ ~~~t§!~La er results of already executed tasks. Previous work shows how
~ the combination of data parallelism and task parallelism can
Span Quadtree Corner Stichin be used to lmplement deslgn rule venficatlon [1,2].
Fi9ure 6- Structures for mask representation Macpherson [1] describes how it is possible to divide DRC
execution in tasks, which can be executed simultaneously. It
In order to perform any operation in the data structure also shows that task parallelism is not enough to obtain
it is necessary to traverse the lists of objects. This is efficiency. Macpherson divides the execution of one task
accomplished by the use of the iterator pattem. The among several processors, performing load balancing. As a
application of this pattem consists of creating an object that r~sul~, it supports the execution of DRC of very large
is responsible for scanning the compound object, without clrcults.
exposing its intemal representation. Thus, for each The proposal for a distributed architecture is effected
component of the structure a TIterator object is created, that based upon a philosophy of minimum intervention in the
permits traversing the compound elements sequentiaIly. original MVC architecture. The existing MVC paradigm is
The visitor pattem aIlows the implementation of unfolded for the formation of a three tier system, keeping
operations on the physica1 layout structure, which are not layout editing in the client, the control for task distribution
part of the element interfaces. The original layout structure in the central tier, and the model running the distributed
only supports operations that modify itself by adding or algorithm.
removing elements. The visitor pattem aIlows the addition The distributed architecture consists in dividing the
of new operations without changing the structure classes. application in three modules: user interface, central control
Boolean operations (AND, OR...) necessary to the and server. For the user interface and the central control,
verification aIgorithms are added by the introduction of new there is only one module for each; notwithstanding, there
visitors classes. The NOT operation, for example, consists can be several server modules. Thus, the central control has
in finding the complement of a layer, which is the set of the objective of distributing the model among several server
rectangles corresponding to the empty spaces between the modules, according to computer availability. Additionally,
original rectangles. To perform this operation, a visitor is the central control divides the algorithm into separate tasks,
created to examine the layer and retums another layer that and delegates the execution of each task to a server
corresponds to the complement of the original one. computer.
Performing an operation on a data structure is accomplished
by the use of the combination of an iterator and a visitor .
The iterator permits the sequential traversal of the whole
structure. Upon being visited, each element passes its
reference to the visitor and calls the appropriated method to
handle this type.
Fi9ure 7 -three-tier dual channel architecture
4. Distributed architecture
In the concentrated version of the DRC, the XML script
A single computer can execute the rule driven aIgorithm that describes the design rules is executed sequentially, in
sequentially, scheduling non-pending tasks one at a time. the specified order. On the other hand, in the distributed
Notwithstanding, the original MVC architecture can be version of the DRC, the script parser generates a set of
modified for distributed execution by replication of model objects that represent the tasks. If a task depends on another
nodes. one, the corresponding objects keep connections that reflect
To make the architecture distributed, the isolation layer the dependency.
was restructured so that the communication between the Objects corresponding to tasks keep a dependency
interface and the modules was performed remotely. relationship, which can be represented by a directed graph.
Parallelizing the algorithm foIlows from the analysis of its Graph nodes correspond to layers and pseudo layers. The
rules, which determine which tasks can be executed analysis of the dependence graph depicted in figure 8 is
useful to determine task scheduling. Let us suppose that 6. Conclusions
there are five tasks to be executed, and only three computers
available. The three tasks can be scheduled in a random This paper described the architecture and design of a
manner or can follow the dependence graph. Each task can Distributed Object-Oriented Design Rule Checker (DRC),
have an execution priority .If six tasks depend on the focusing on the methodology employed to implement such
execution of task A and four depend on task B, task A must distributed application.
have a higher priority than task B. Thus, task scheduling can A key point in the paper was the discussion about
take into account a priority order. The use of nK>re distributing the problem on several machines. Normally, it
elaborated heuristics for task scheduling may result in would require a radical reengineering of a system originally
improvÍng algorithm efficiency. A proper task ordering designed for single machine operation.
tends to reduce the total algorithm execution time. However, criterious application of object-oriented
techniques in the original architecture produced a readily
distributable design. A distributed architecture results from
simply splittÍng and replicating existing modules.
Modules in the object-oriented architecture are
encapsulated, which entails the possibility of experimenting
with several algorithm implementations without affecting
other modules. The XML script is not affected as well, and
can be Ínterpreted to drive a range of serial and distributed
algorithms.
Finally, the paper shows that the use of a modular
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